



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/695,752	10/30/2003	Michael P. Belyansky	FIS920030190 (00750482AA)	6187
30743	7590	11/16/2004	EXAMINER	
WHITHAM, CURTIS & CHRISTOFFERSON, P.C. 11491 SUNSET HILLS ROAD SUITE 340 RESTON, VA 20190				WOJCIECHOWICZ, EDWARD JOSEPH
			ART UNIT	PAPER NUMBER
			2815	

DATE MAILED: 11/16/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)	
	10/695,752	BELYANSKY ET AL.	
	Examiner	Art Unit	
	Edward Wojciechowicz	2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM  
 THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1) Responsive to communication(s) filed on 30 August 2004.  
 2a) This action is **FINAL**.                            2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4) Claim(s) 1-20 is/are pending in the application.  
 4a) Of the above claim(s) 13-20 is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-7 is/are rejected.  
 7) Claim(s) 8-12 is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

1)  Notice of References Cited (PTO-892)  
 2)  Notice of Draftsperson's Patent Drawing Review (PTO-948)  
 3)  Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
 Paper No(s)/Mail Date \_\_\_\_\_

4)  Interview Summary (PTO-413)  
 Paper No(s)/Mail Date. \_\_\_\_\_.  
 5)  Notice of Informal Patent Application (PTO-152)  
 6)  Other: \_\_\_\_\_.

***Election/Restrictions***

Claims 13-20 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected device, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 8-30-04.

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-7 are rejected under 35 U.S.C. 102(e) as being anticipated by Kumagai et al (2004/0075148). The cited reference teaches the basic inventive concept and claimed process. For example, claim 1 of the instant application recites that a metal or combination of metals is deposited on one transistor gate and alloyed to produce a stress in the channel of the transistor without producing the same stress in the channel of a second transistor. Kumagai teaches this concept whereby different stresses may be introduced into the channels of adjacent transistors by, for example, forming a silicide layer on the gate electrode of individual transistors. That is, Kumagai recognizes that the mere formation of forming a silicided gate structure by alloying a metal to the gate electrode, will produce associated stresses in the underlying channel of that transistor. Furthermore, Kumagai also teaches that different stresses may be introduced in adjacent transistors by manipulating the silicide process, such as by

Art Unit: 2815

forming thicker or thinner silicide layers on the gate electrodes. See, for example, the discussion in [0208], [0209] and [0210].

Consequently, inherent in this teaching of Kumagai is the recognition that an alloy formed on the gate structure of one transistor, does not produce a stress in the channel of a neighboring transistor. That is, each adjacent transistor may be manipulated independently, so as to produce different stresses in the channels of each respective device. This is in essence the recitation of claim 1 of the invention.

Kumagai goes on to discuss that this technique may be applied to adjacent transistors of opposite conductivity type [0209], and that different stresses, tensile or compressive, may be applied to each transistor [0035]. With regard to claim 6 of the instant application, Figs. 3 through 5 of Kumagai also show that the stresses provided by the silicide alloys can inversely affect the stress exhibited at the channel region of the device.

***Allowable Subject Matter***

Claims 8-12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edward Wojciechowicz whose telephone number is 571-272-1739. The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Edward Wojciechowicz  
Primary Examiner  
Art Unit 2815

EW: ew